

Pat 920030203 US1
1/50

WALKER B. CARROLL




Figure 1

2/50

Large Systems




Figure 2

3/52




Figure 3

4/50

Send-Receive




Figure 4

25/5

Remote Read-Write




Figure 5

6/50




Figure 6

7/50




Figure 7

8/50

Programming Interface




Figure 8

9/50

Address Translation




Figure 9

10/01/25

Address Translation with 4K pages




Figure 10

11/50

Address Translation with 16M pages




Figure 11

12/50

Adapter Identification




Figure 12

13/50

Broadcast Function




Figure 13

14/50

Processor Interrupts

Channel Interrupt Generation




Figure 14

15/50

Defined Address Fields




Figure 15

16/50

Channel States




Figure 16

17/50

Local Mapping Table (LMT) Entries

	byte 0	byte 1	byte 2	byte 3	byte 4	byte 5	byte 6	byte 7
0	translation table origin							reserved
1	reserved		maximum offset					interrupt control
2	user key			linked channel		mode bits		
3	reserved		DS	descriptor offset				
4								
5								
	reserved							
30								
31	channel status			reserved				

Figure 17

18/50

Translation Control Elements

TCE format




Figure 18

19/52

Remote Write




Figure 19

20/50

Remote Read




Figure 20

21/50

Source of Push




Figure 21

22/50

Target of push




Figure 22

23/50

Source of Pull




Figure 23

24/50

Target of pull




Figure 24

25/52

Preload data




Figure 25

26/50

Branch




Figure 26

27/50

Path Table Entry



Figure 27

28/50

Route Table Entry

	byte 0	byte 1	byte 2	byte 3	byte 4	byte 5	byte 6	byte 7
path 0	0000				route nibbles			port
path 1	0000				route nibbles			port
path 2	0000				route nibbles			port
path 3	0000				route nibbles			port

Figure 28

Broadcast Registers




Figure 29

30/50

Sequence Table Entry




Figure 30

31/50




Figure 31




Figure 32




Figure 33

34/50




Figure 34

Reliable Acceptance Pull Operation





Figure 35


Remote Write Operation




Update descriptor and conditionally generate processor interrupt after receiving response packet

An echo packet is also produced for every request or response packet received

Figure 36

**Figure 37**

38/50



39/50




Figure 39

40/52




Figure 40

41/50





FIGURE 10. Colony Adapter

From page 32 of the spec – inclusion speculative

Figure 41

42/50



Microcode

Figure 42

43/50

AUTO TRACKING OF BAD PATHS




Figure 43

44/50

Formatter





Figure 44

45/50




Federation Fabric

Figure 45

46/50

Section 18



Legend

- Shaded rectangle: Unavailable component
- White rectangle: Available component
- Rectangle with diagonal lines: Component in process of being updated
- Rectangle with horizontal lines: Component in process of being deleted

Figure 46

47/50




Figure 47

48/50




Figure 48

49/50




Figure 49

230

IPC Protocol Engine




Figure 50